

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/734,195	12/15/2003	Kwun Yao Ho	025796-00014	4785
. 75	90 03/09/2006	EXAMINER		
ARENT FOX	KINTNER PLOTK	BRYANT, DELORIS S		
Suite 400				
1050 Connecticut Avenue			ART UNIT	PAPER NUMBER
Washington, DC 20036-5339			2813	

DATE MAILED: 03/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

E)1

•		Application No.	Applicant(s)			
Office Action Summary		10/734,195	HO ET AL.			
		Examiner	Art Unit			
		Deloris Bryant	2813			
The MAILING DATE of Period for Reply	this communication app	ears on the cover sheet with the c	orrespondence add	dress		
WHICHEVER IS LONGER, F - Extensions of time may be available u after SIX (6) MONTHS from the mailin - If NO period for reply is specified abov - Failure to reply within the set or extend	FROM THE MAILING DA nder the provisions of 37 CFR 1.13 g date of this communication. e, the maximum statutory period w ded period for reply will, by statute, han three months after the mailing	(IS SET TO EXPIRE 3 MONTH(ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be timely and will expire SIX (6) MONTHS from cause the application to become ABANDONE date of this communication, even if timely filed.	N. nely filed the mailing date of this cor (C) (35 U.S.C. § 133).			
Status						
2a)⊠ This action is <b>FINAL</b> .						
·— · · ·	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
	viar and pradado andor 2	A parto quayro, 1000 C.D. 11, IX	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
Disposition of Claims						
4)	(s) is/are withdrav allowed. ected. objected to.	vn from consideration.				
Application Papers						
Applicant may not reques Replacement drawing sh	15 December 2003 is/and that any objection to the deet(s) including the correction	r. re: a)⊠ accepted or b)□ object drawing(s) be held in abeyance. Section is required if the drawing(s) is ob aminer. Note the attached Office	e 37 CFR 1.85(a). jected to. See 37 CF	R 1.121(d).		
Priority under 35 U.S.C. § 119						
a) ☑ All b) ☐ Some * c)  1. ☑ Certified copies  2. ☐ Certified copies  3. ☐ Copies of the ce application from	☐ None of: of the priority documents of the priority documents rtified copies of the prior the International Bureau	s have been received in Applicati ity documents have been receive	ion No ed in this National S	Stage		
Attachment(s)  1) Notice of References Cited (PTO- 2) Notice of Draftsperson's Patent Di 3) Information Disclosure Statement( Paper No(s)/Mail Date	awing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:	ate	-152)		

Application/Control Number: 10/734,195 Page 2

Art Unit: 2813

#### **DETAILED ACTION**

Applicant's response to non-final rejection dated December 5, 2005 is acknowledged.

## Drawings

Amendment to claim 12 in response to examiner's objection is acknowledged.

## Specification and Claim Objections

Amendment to the specification and claim 3 in response to examiner's objection is acknowledged.

## Claim Rejections - 35 USC § 112

Amendment to claim 8 in response to examiner's rejection under 35 U.S.C. 112, second paragraph is hereby acknowledged.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Application/Control Number: 10/734,195 Page 3

Art Unit: 2813

Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Juskey et al (US 6,356,453) in view of Koyanagi (US 2005/0029643) and in further view of Watanabe et al (US 6,791,193). Juskey discloses a multichip module structure comprising a semiconductor substrate (Fig. 5; 512) having a first surface and a second surface ("top" and "bottom" of 512, respectively); an insulating layer on said first surface (Fig. 5; 520) and a plurality of chips (Fig. 5; 522 and 532), however, does not discloses a multilayer interconnection structure. Wantanabe does teach an interconnection structure with a third surface having a plurality of first bonding pads (Fig. 10; 17a-f) and a fourth surface having a plurality of second bonding pads (Fig. 10; 14a-f) and a plurality of third bonding pads (Fig. 10; 7a-f) on said second surface and connecting to said conductive plus respectively. Neither Juskey or Wantanabe teach a plurality of conductive plugs penetrating the substrate and insulating layer and electrically connecting to said second bonding pads. Koyanagi, however, does teach a substrate (Fig. 1; 11) whose upper and lower surfaces are covered with an insulator film (Fig. 1; 12 and 13). Koyanagi also teaches that conductive plugs (Fig. 1; 15) do penetrate the substrate (Fig. 1; 11) and insulating layer (Fig. 1; 12 and 13) and electrically connect to bonding pads (Fig. 1; 16 and 17). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to combine the interconnection structure of Wantanabe and the teaching of Koyanagi with the teaching of Juskey. One would have been motivated to so modify Juskey to achieve an improvement in the packaging operation efficiency.

Art Unit: 2813

Claims 2-3 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Juskey et al (US 6.356,453) in view of Koyanagi (US 2005/0029643) and Watanabe et al (US 6,791,193) and in further view of Hayasaka et al (US 6,809,421). Juskey along with Koyanagi and Watanabe discloses the claimed invention as set forth above with respect to claim 1. However, Juskey, Koyanagi and Watanabe do not teach a multilayer interconnection structure includes at least one integrated circuit device (claim 2); that the semiconductor substrate has a thickness between 10-500 micron (claim 3); and that the first and second multichip module structure has the same structure (claim 11). Hayasaka et al discloses a multilayer interconnection structure includes at least one integrated circuit device (col. 9 – col. 10, line 67 and lns 1-2, respectively) and that the hole in the silicon substrate is 100 µm (col. 12, lns 27-30), which indicated that the thickness of the substrate is at least 100 µm thick which falls within the range indicated by the applicant. Hayasaka also discloses that multiple structures can be of the same structure (col. 11, lns 11-13; see fig. 4 and 5). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to use the structure taught by Hayasaka to produce a device that is small in area, simple in structure and small in thickness.

Claims 4 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Juskey et al (US 6,356,453) in view of Koyanagi (US 2005/0029643) and in further view of Watanabe et al (US 6,791,193). Juskey along with Koyanagi and Watanabe discloses the claimed invention as set forth above with respect to claim 1.

Application/Control Number: 10/734,195

Art Unit: 2813

Furthermore, Juskey teaches that a multi-chip module includes a passive and active chip (col. 5, lns 59-60). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to provide an active and passive chip to be included in

the multi-chip module structure for the benefit of using a much less costly technique.

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Juskey et al (US 6,356,453) in view of Koyanagi (US 2005/0029643) and Watanabe et al (US 6,791,193) and in further view of Taniguchi et al (US 6,404,062). Juskey teaches that a multi-chip module includes a passive and active chip (col. 5, Ins 59-60). Taniguchi teaches a flip-chip mounting process (col. 1, Ins 41-51). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to use the flip-chip mounting process of Taniguchi et al with the passive and active chips from Juskey so that connecting reliability can be ensured.

Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Juskey et al (US 6,356,453) in view of Koyanagi (US 2005/0029643) and in further view of Watanabe et al (US 6,791,193). Juskey teaches that a multi-chip module includes a passive and active chip (col. 5, lns 59-60). Furthermore, Watanabe teaches structure that includes third bonding pads. It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to combine the chips of Juskey with structure taught by Watanabe so that electric signal can be derived from the pad and sent to the rest of the device.

Application/Control Number: 10/734,195

Art Unit: 2813

Claims 8-9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Juskey et al (US 6,356,453) in view of Koyanagi (US 2005/0029643) and Watanabe et al (US 6,791,193) and in further view of Peterson et al (US 6,809,413). Juskey along with Koyanagi and Watanabe discloses the claimed invention as set forth above with respect to claim 1 but do not teach a first chip mounted on a second surface by flip-chip type and second chip electrically connecting and stacking on a backside of first chip. Peterson, however, does teach a chip (Fig. 3A; 100) attached to a second surface (Fig. 3A; 18) by flip-chip type and a second chip (Fig. 5; 102) connected to the backside of the first chip (col. 11, Ins 62-67). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to mount the chips by flip-chip type because of the many benefits including increased packaging density, thinner package height and electrical circuit interconnection.

Regarding claim 10, Juskey along with Koyanagi, Watanabe and Peterson discloses the claimed invention as set forth above with respect to claim 1 and 8. Furthermore, Juskey teaches that a multi-chip module includes a passive and active chip (col. 5, lns 59-60). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to provide an active and passive chip to be included in the multi-chip module structure for the benefit of using a much less costly technique.

Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Juskey et al (US 6,356,453) in view of Koyanagi (US 2005/0029643) and Watanabe et al (US

6,791,193) and in further view of Katagiri et al (US 2003/0111737). Juskey along with Koyanagi and Watanabe discloses the claimed invention as set forth above with respect to claim 1 but do not teach that the MCM structure is electrically connected with a package substrate. Katagiri does teach a MCM structure connected with a package substrate (Fig. 2; 1). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to take the package substrate of Katagiri and combine it with the teachings of Juskey along with Koyanagi and so that connecting reliability can be ensured and permitting reduction cost of the manufacturing of the MCM.

### Response to Amendment

Applicant's arguments with respect to claims 1-12 have been considered but are moot in view of the new ground(s) of rejection.

#### **Conclusion**

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

Application/Control Number: 10/734,195 Page 8

Art Unit: 2813

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Deloris Bryant whose telephone number is (571) 272-0237. The examiner can normally be reached on M-F 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Dsb

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800